Dataram DTM65525B Datasheet Page 14

  • Download
  • Add to my manuals
  • Print
  • Page
    / 18
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 13
DTM65525B
2 GB, 240-Pin DDR2 FB-DIMM
Document 06530, Revision A, 20-Apr-09, Dataram Corporation © 2009 Page 14
Bit 3 ~ Bit 0. Minimum WL (clocks) - 2
Bit 7 ~ Bit 4. WL Range (clocks) - 4
18 SDRAM Additive Latencies Supported. 0x50
Bit 3 ~ Bit 0. Minimum AL (clocks)- 0
Bit 7 ~ Bit 4. AL Range (clocks) - 5
19 SDRAM Minimum RAS to CAS Delay (tRCD). 12.5ns 0x32
20 SDRAM Minimum Row Active to Row Active Delay (tRRD). 7.5ns 0x1E
21 SDRAM Minimum Row Precharge Time (tRP). 12.5ns 0x32
22 SDRAM Upper Nibbles for tRAS and tRC. 0x00
Bit 3 ~ Bit 0. tRAS Most Significant Nibble -
Bit 7 ~ Bit 4. tRC Most Significant Nibble -
23 SDRAM Minimum Active to Precharge Time (tRAS). 45.0ns 0xB4
24 SDRAM Minimum Active to Active/Refresh Time (tRC). 57.5ns 0xE6
25 SDRAM Minimum Refresh Recovery Time Delay (tRFC), (LSB). 127.5ns 0xFE
26 SDRAM Minimum Refresh Recovery Time Delay (tRFC), (MSB). 127.5ns 0x01
27 SDRAM Minimum Internal Write to Read Command Delay
(tWTR).
7.5ns 0x1E
28 SDRAM Minimum Internal Read to Precharge Command Delay
(tRTP).
7.5ns 0x1E
29 SDRAM Burst Lengths Supported 0x03
Bit 0. BL = 4 - X
Bit 1. BL = 8 - X
Bit 6 ~ Bit 2.TBD
Bit 7. Burst Chop -
30 SDRAM Terminations Supported. 0x07
Bit 0. 150 ohms ODT - X
Bit 1. 75 ohms ODT - X
Bit 2. 50 ohms ODT - X
Bit 6 ~ Bit 3.TBD
31 SDRAM Drivers Supported. 0x00
Bit 0. Weak Driver -
Bit 7 ~ Bit 1. TBD
32 SDRAM Average Refresh Interval (tREFI) / Double Refresh mode bit / High
Temperature self-refresh rate support indication.
0xC2
Bit 0 ~ Bit 3. Average Refresh Interval (tREFI) uS - 7.8
Bit 5, Bit 4. TBD 0
Bit 6. High Temperature Self-Refresh - 1-Required
Bit 7. Double Refresh Requirement - 1-Supported
33 Tcasemax Delta. 0x50
Bit 3 ~ Bit 0. DT4R4W Delta, Subfield B: 0.4 °C - 0
Bit 7 ~ Bit 4. Tcasemax, Subfield A: 2 °C - 10
34 Thermal Resistance of SDRAM Package. °C/W 58 0x74
35 SDRAM Case Temperature Rise from Ambient due to Activate-Precharge minus
2.8 °C offset temperature (DT0). °C
0x48
Bit 1, Bit 0. Reserved 0
Bit 7 ~ Bit 2. DT0 - 5.4
36 SDRAM Case Temperature Rise from Ambient due to
Precharge/Quiet
5 0x32
Page view 13
1 2 ... 9 10 11 12 13 14 15 16 17 18

Comments to this Manuals

No comments